



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/715,699	11/18/2003	Scott Alan Gey	MV03-010	5395
7590 03/17/2008				
Michael B. Atlass Unisys Corporation Unisys Way, MS/E8-114 Blue Bell, PA 19424-0001			EXAMINER ZHE, MENG YAO	
			ART UNIT 2195	PAPER NUMBER
			MAIL DATE 03/17/2008	DELIVERY MODE PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/715,699

Applicant(s)

GEYE ET AL.

Examiner

MENGYAO ZHE

Art Unit

2195

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 18 December 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-36 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-36 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-946)
- 3) ☐ Information Disclosure Statement(s) (PTO/SG/US)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____

DETAILED ACTION

1. Claims 1-36 are presented for examination.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claims 1, 13, 25 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

A. The following claim languages are not clear and indefinite:

- i) Claim 25, line 3, it is uncertain whether "a processor" in line 4 refers to "a processor" in line 1 <i.e. if they are the same, "the" or "said" should be used.>. Furthermore, while line 1 claims for "a multiprocessor system", only one processor is claimed in line 4 <i.e. line 4 should read a plurality of processors instead of just a processor>.

Claims 1 and 13 have the same deficiencies as claim 25 above.

Claim Rejections - 35 USC § 103

Art Unit: 2195

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kimmel et al., Patent No. 6,105,053 (hereafter Kimmel) in view of Kaushik et al., Patent No. 7,191,349 (hereafter Kaushik).

5. Kimmel was cited in the previous office action.

6. As per claim 1, Kimmel teaches the invention as claimed including a method of associating a processor with a set of computer-readable instructions in a multiprocessor system, comprising:

selecting a first set of computer-readable instructions (Col 6, lines 54-61);

selecting a first cluster from at least two clusters (Fig 1A: all JP that routes to the same shared memory corresponds to a cluster. For example, JP0 and JP1 make up one cluster.), each cluster having an associated priority indicator, where the selected cluster is selected as a function of its priority indicator (Col 9, lines 28-38: each node on level 1, which corresponds to a cluster, gets its own run queue. Col 6, lines 10-15, 54-61: each thread group has its own priorities. Each queue in all of the node levels contains the thread groups and their associated priorities. Thus each node on level 1 will have priority values associated with it. Col 13, line 40-Col 14, line 27; Col 15, line 1,

Col 16, lines 35-47: load value for each node can be measure using priorities found in its queues, which can then be used by the scheduler perform load balancing among any nodes at any level, thus selecting a node to execute a thread group when other nodes are overloaded);

selecting a first processor from the cluster, the cluster comprising at least two processors (Fig 1B, node 110 corresponds to a cluster, unit 100 and 101 are processors.), each processor having an associated priority indicator, where the selected processor is selected as a function of its priority indicator (Col 13, line 40-Col 14, line 27; Col 15, line 1, Col 16, lines 35-47);

associating the first processor with the first set of computer-readable instructions (Col 13, line 40-Col 14, line 27).

Kimmel teaches selecting a cluster and a processor from a cluster based on its load, which is a function of the priority of threads running on the cluster and the processors within the cluster (Col 13, line 40-Col 14, line 27; Col 15, line 1, Col 16, lines 35-47). Kimmel does not specifically teach that the cluster and the processor having their own priority value, which directly indicates the priority of the cluster or processor.

However, Kaushik teaches a processor have a priority indicator directly indicating the priority of the processor. Furthermore, the priority of the processor is the function of the priorities of tasks that runs on the processor for the purpose of letting the priority of tasks running on the processor to represent the priority of the processor itself (Column 3, lines 13-25).

It would have been obvious to one having ordinary skill in the art at the time of the applicant's invention to modify the teachings of Kimmel where cluster or processor are chosen based on its load value that is the function of priorities of their running tasks, with the cluster or processor having its own priority value that directly indicates the priority of the cluster or processor, as taught by Kaushik, because it allows the priority of tasks that are running on the processor to directly represent the priority of the processor itself.

7. As per claim 2, Kimmel teaches wherein the processors comprise CPUs (Fig 1A; Col 5, lines 15-21).

8. As per claim 3, Kimmel teaches wherein the first set of computer-readable instructions comprise an application program (Col 5, line 60 to Col 6, line 5: computer-readable instructions are application programs).

9. As per claim 4, Kimmel teaches wherein the first set of computer-readable instructions comprise an processing thread (Col 5, line 60 to Col 6, line 5).

10. As per claim 5, Kimmel teaches wherein the priority indicator associated with each processor is a function of the priority of each selected set of computer-readable

Art Unit: 2195

instructions associated with the processor (Col 9, lines 28-38; Col 6, lines 10-15, 54-61; Col 13, line 40-Col 14, line 27; Col 15, line 1, Col 16, lines 35-47).

11. As per claim 6, Kimmel teaches wherein the priority indicator for each cluster is a function of the priority of each processor in the cluster (Col 9, lines 28-38; Col 6, lines 10-15, 54-61; Col 13, line 40-Col 14, line 27; Col 15, line 1, Col 16, lines 35-47: the load of the level 1 nodes are based on the sub-tree beneath it. Since the processors are level 0, below level 1 of the clusters, priority of level 1 is a function of priority of level 0).

12. As per claim 7, Kimmel teaches wherein the priority indicator for each cluster is a function of the priority of each processor in the cluster (Col 9, lines 28-38; Col 6, lines 10-15, 54-61; Col 13, line 40-Col 14, line 27).

13. As per claim 8, Kimmel teaches the step of adjusting the priority of the selected processor based on the priority of the first set of computer-readable instructions (Col 9, lines 28-38; Col 6, lines 10-15, 54-61; Col 13, line 40-Col 14, line 27).

14. As per claim 9, Kimmel teaches the steps of selecting a second set of computer readable instructions and repeating the acts of selecting a cluster and selecting a

Art Unit: 2195

processor; and associating the selected processor with the second set of computer-readable instructions. (Col 11, lines 13-22; Col 9, lines 28-38; Col 6, lines 10-15, 54-61; Col 13, line 40-Col 14, line 27: clearly, the invention as disclosed by Kimmel may be repeated on all threads that need to be executed.)

15. As per claim 10, Kimmel teaches executing the first set of computer-readable instructions on the associated processor (Col 9, lines 28-38; Col 6, lines 10-15, 54-61; Col 13, line 40-Col 14, line 27).

16. As per claim 11, Kimmel teaches wherein a cluster other than the first cluster is selected if the other cluster has a processor associated with the first set of computer-readable instructions and the other cluster has no processors associated with the first set of computer-readable instructions (Col 1, lines 59-67; Col 12, lines 35-55: the entire purpose of Kimmel's invention is to improve infinity, which means selecting a processor to run a thread in a thread group if it is already running other threads in the same thread group. Processors are grouped under different nodes or clusters).

17. As per claim 12, Kimmel teaches wherein a processor other than the first processor is selected if the first processor has already been associated with the first set

Art Unit: 2195

of computer-readable instructions and the other processor has no association with the first set of computer-readable instructions (Col 1, lines 59-67; Col 12, lines 35-55).

18. As per claims 13-24, they are computer-readable medium claims of claims 1-12. Therefore, they are rejected as claims 1-12 above.

19. As per claims 25-36, they are system claims of claims 1-12. Therefore, they are rejected as claims 1-12 above.

Response to Arguments

2. Applicant's argument filed on 12/18/2007 regarding to claims 1-36 has been fully considered, but they are moot in view of the new ground of rejection.

Conclusion

3. Applicants' amendments necessitated the new grounds of rejection presented in this office action. Accordingly, **THIS ACTION IS MADE FINAL**. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within

Art Unit: 2195

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to MengYao Zhe whose telephone number is 571-272-6946. The examiner can normally be reached on Monday Through Friday, 10:00 - 8:00 EST. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai An can be reached at 571-272-3756. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

/Meng-Ai An/

Supervisory Patent Examiner, Art Unit 2195